## Notice of References Cited

Application/Control No.

10/724,193

Examiner

Toan M. Le

Applicant(s)/Patent Under
Reexamination
SUNTER, STEPHEN K.

Art Unit
Page 1 of 1

## **U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-4,807,147	02-1989	Halbert et al.	702/66
	В	US-4;352,094	09-1982	Reneric, Michel E.	341/118
	C	US-5,481,471	01-1996	Naglestad et al.	716/4
	۵	US-5,717,702	02-1998	Stokes et al.	714/730
	E	US-6,560,739	05-2003	Chung, Sung Soo	714/726
	F	US-6,703,820	03-2004	Sunter, Stephen K.	324/76.15
	G	US-5,659,312	08-1997	Sunter et al.	341/120
	Н	US-			
	ı	US-			
	J	US-			
	к	US-			
	L	US-			
	М	US-			

## FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					•
	Q					
	R					
	s					
	T					

## **NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)				
	U	Hafed et al., A 4-GHz Effective Sample Rate Integrated Test Core for Analog and Mixed-Signal Circuits, April 2002, IEEE Journal of Solid-State Circuits, Vol. 37, No. 4, Pages 499-514				
	٧	Lechner et al., A Digital Partial Built-In Self-Test Structure for a High Performance Automatic Gain Control Circuit, 9-12 March 1999, Design Automation and Test Europe Conference, Pages 232-238				
	w	Borkowska et al., Investigations of Mixed-Signal Circuits Equipped with Innovative Test Bus, 1999 IEEE, Pages 1553-1557				
	х	Kim et al., Differential-Line-Scheme of Clock and Signal Bus of High-Speed Digital Circuits and Systems for Minimizing Electromagnetic Radiated Emission, 1998 IEEE, Pages 860-865				

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.